Home
News
Publications
Projects
Contact
Yannian Zhang
Latest
A Scalable Multi‑Chiplet Deep Learning Accelerator with Hub‑Side 2.5D Heterogeneous Integration
A 400MHz NPU with 7.8 TOPS²/W High-Performance-Guaranteed Efficiency in 55nm for Multi-Mode Pruning and Diverse Quantization Using Pattern-Kernel Encoding and Reconfigurable MAC Units
Cite
×